Information & explanations, latest texts & monographs on
Cray_Research (including recent related patents.)
Cray ResearchCray-2 supercomputer Cray Research was founded by Seymour Cray in 1972. The company was famous for supercomputers, notably the Cray-1. In 1989, Cray Research spun off Cray Computer Corporation separating its Cray 3 product line from the other products. Cray Research merged with SGI in February 1996. SGI set up a separate Cray Research Business Unit in August 1999 in preparation for detachment. The unit was then sold to Tera Corporation on March 2, 2000. Tera Corporation was renamed Cray Inc. when the deal closed on April 4, 2000 Cray Inc. is based in Seattle, Washington. External linksThis article is adapted from from Wikipedia All Wikipedia article text is available under the terms of the GNU Free Documentation License Computational Chemi by J.A. Unam-Cray Supercomputing Conference (3rd : 1996 : Universidad Nacional (Cor)/ Cogordan Recent Cray_Research related patents From USPTO: 6697846: Shared file system 6251620: Three dimensional structure of a ZAP tyrosine protein kinase fragment and modeling methods 6230252: Hybrid hypercube/torus architecture 6219821: Computers systems and methods for verifying representations of a circuit design 6216174: System and method for fast barrier synchronization 6205532: Apparatus and methods for connecting modules using remote switching 6195676: Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes 6173428: Apparatus and method for testing using clocked test access port controller for level sensitive scan designs 6128639: Array address and loop alignment calculations 6119198: Recursive address centrifuge for distributed memory massively parallel processing systems 6116915: Stop align lateral module to module interconnect 6106562: Apparatus and methods for predicting physical and chemical properties of materials 6101181: Virtual channel assignment in large torus systems 6098162: Vector shift functional unit for successively shifting operands stored in a vector register by corresponding shift counts stored in another vector register 6094715: SIMD/MIMD processing synchronization 6092226: Fabrication of test logic for level sensitive scan on a circuit 6085303: Seralized race-free virtual barrier network 6055618: Virtual maintenance network in multiprocessing system having a non-flow controlled virtual maintenance channel 6055157: Large area, multi-device heat pipe for stacked MCM-based systems 6049774: Machine, method and medium for dynamic optimization for resource allocation 6047304: Method and apparatus for performing lane arithmetic to perform network processing 6041398: Massively parallel multiple-folded clustered processor mesh array 6029212: Method of handling arbitrary size message queues in which a message is written into an aligned block of external registers within a plurality of external registers 6018459: Porous metal heat sink 6016211: Optoelectronic smart pixel array for a reconfigurable intelligent optical interconnect 6012135: Computer having multiple address ports, each having logical address translation with base and limit memory management 5371879: Apparatus and method for testing of new operating systems through priviledged instruction trapping 5369059: Method for constructing a reduced capacitance chip carrier 5367690: Multiprocessing system using indirect addressing to access respective local semaphore registers bits for setting the bit or branching if the bit is set 5361354: Optimization of alternate loop exits 5358826: Method of fabricating metallized chip carries from wafer-shaped substrates 5355397: Clock start up stabilization for computer systems 5349677: Apparatus for calculating delay when executing vector tailgating instructions and using delay to facilitate simultaneous reading of operands from and writing of results to same vector register 5347637: Modular input/output system for supercomputers 5343359: Apparatus for cooling daughter boards 5339415: Dual level scheduling of processes to multiple parallel regions of a multi-threaded program on a tightly coupled multiprocessor computer system 5332463: Self-aligned sealing fixture for use in assembly of microelectronic packages 5329188: Clock pulse measuring and deskewing system and process 5327550: Disabled memory sections for degraded operation of a vector supercomputer 5321697: Solid state storage device 5321581: Air distribution system and manifold for cooling electronic components 5315479: Air manifold for cooling electronic components 5295260: Memory range monitoring apparatus for a multiprocessor computer system 5293626: Clock distribution apparatus and processes particularly useful in multiprocessor systems 5283948: Method of manufacturing interconnect bumps 5283791: Error recovery method and apparatus for high performance disk drives 5281026: Printed circuit board with cooling monitoring system 5276854: Method of multiple CPU logic simulation D342485: Computer cabinet |
